



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/585,751	11/30/2006	Takayuki Matsui	S004-5836 (PCT)	1480

7590  
Bruce L Adams  
Adams and Wilks  
17 Battery Place  
suite 1231  
New York, NY 10280

EXAMINER
----------

DARE, RYAN A

ART UNIT	PAPER NUMBER
----------	--------------

2186

MAIL DATE	DELIVERY MODE
-----------	---------------

11/20/2009

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/585,751	<b>Applicant(s)</b> MATSUI ET AL.	
	<b>Examiner</b> RYAN DARE	<b>Art Unit</b> 2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 15 July 2009.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1,2,5,6,8,9,12,13 and 16-23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,2,5,6,8,9,12,13 and 16-23 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                    | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)         | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. Claims 1-2, 5-6, 8-9, 12-13 and 16-23 are pending in the application, and have been examined in the present Office action.

#### ***Priority***

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

#### ***Specification***

3. The amendments to the specification and abstract are acknowledged and may be entered.

#### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-2, 5-6, 8-9, 12-13 and 16-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Liu, US Patent 5,768,617.

6. With respect to claim 1, Liu teaches a memory interface for controlling memory access between a memory write unit that writes data into a memory and a memory readout unit that reads data from the memory, the memory write unit being in compliance with a memory write procedure in which each time data is written into a memory by a predetermined unit amount, it is confirmed that readout of the data from

Art Unit: 2186

the memory has been completed, and the next memory write procedure of the data into the memory is performed, the memory interface device comprising:

write detection means for detecting the write of the predetermined unit amount of the data from the memory write unit into the memory, in col. 11, lines 14-16;

signal generation means for generating, upon detection of the writing of the predetermined unit amount of the data by the write detection means, a signal to notify the memory write unit that the readout of the data from the memory by the memory readout unit has been completed, in col. 12, lines 7-22;

data storage amount measurement means for measuring an amount of the data stored in the memory during the memory write procedures, in col. 11, lines 16-23; and

memory readout control means for generating an interrupt signal with respect to the memory readout unit when the stored data amount in the memory reaches a predetermined readout start storage amount, in col. 11, lines 16-32; and

a timer that counts a period in which writing of the predetermined unit amount of the data into the memory by the memory write unit is discontinued and that outputs a timeout signal to the memory readout control means when a value of the period count reaches a predetermined timer period, the memory readout control means generating the interrupt signal with respect to the memory readout unit even when the memory readout control means receives the timeout signal output from the timer, in col. 11, lines 39-67.

7. With respect to claim 2, Liu teaches a memory interface device for connection to a memory write unit to control a memory access to the memory write unit, the memory

Art Unit: 2186

write unit being in compliance with a memory write procedure in which each time data is written into a memory by a predetermined unit amount, it is confirmed that readout of the data from the memory has been completed, and then the next memory write procedure of the data into the memory is performed, the memory interface device comprising:

write detection means for detecting the write of the predetermined unit amount of the data by the memory write unit into the memory, in col. 11, lines 14-16;

signal generation means for generating, upon detection of the writing of the predetermined unit amount of the data by the write detection means, a signal to notify the memory write unit that the readout of the data from the memory has been completed, in col. 12, lines 7-22;

data storage amount measurement means for measuring an amount of the data stored in the memory during the memory write procedures, in col. 11, lines 16-23;

data processing means for reading the data from the memory and for subjecting the read data to predetermined processing, in col. 12, lines 7-22;

memory readout control means for generating an interrupt signal with respect to the data processing means when the stored data amount in the memory reaches a predetermined readout start storage amount, in col. 11, lines 16-32; and

a timer that counts a period in which writing of the predetermined unit amount of the data into the memory by the memory write unit is discontinued and that outputs a timeout signal to the memory readout control means when a value of the period count reaches a predetermined timer period, the memory readout control means generating

Art Unit: 2186

the interrupt signal with respect to the memory readout unit even when the memory readout control means receives the timeout signal output from the timer, in col. 11, lines 39-67.

8. Claim 5 is rejected using similar reasoning as claim 1.

9. With respect to claim 6, Liu teaches a memory interface method according to claim 5, further comprising a step of temporarily stopping notification to the memory write unit that the readout of the data from the memory has been completed when the stored data amount in the memory reaches the predetermined readout start storage amount, in col. 11, lines 16-23.

10. With respect to claim 8, Liu teaches a memory interface device for controlling a memory between a first memory write and readout unit and a second memory write and readout unit which write and read data with respect to a memory, the first memory write and readout unit being in compliance with a memory write procedure in which each time data is written into a memory by a predetermined unit amount, it is confirmed that readout of the data from the memory has been completed, and then the next memory write procedure of the data into the memory is performed, the memory interface device comprising:

first write detection means for detecting the write of the predetermined unit amount of the data by the first memory write and readout unit into the memory, in col. 11, lines 14-16;

first completion signal generation means for generating, upon detection of the writing of the predetermined unit amount of the data by the first write detection means, a

Art Unit: 2186

completion signal to notify the first memory write and readout unit that the readout of the data from the memory has been completed, in col. 12, lines 7-22;

first data storage amount measurement means for measuring an amount of the data stored in the memory during the memory write procedures, in col. 11, lines 16-23;

first memory readout control means for generating an interrupt signal with respect to the second memory write and readout unit when the stored data amount in the memory reaches a predetermined readout start storage amount; second write detection means for detecting the write of the predetermined amount of the data from the second memory write and readout unit into the memory, in col. 11, lines 16-32;

second completion signal generation means for generating, upon detection of the writing of the predetermined unit amount of the data by the second write detection means, a signal to notify the first memory write and readout unit that the write of the data into the memory has been completed, in col. 11, lines 16-32;

second data storage amount measurement means for measurement the stored data amount in the memory during the memory write procedures, in col. 11, lines 16-32;

second memory readout control means for generating an interrupt signal with respect to the second memory write and readout unit when the stored data amount in the memory reaches a predetermined readout completion storage amount, in col. 11, lines 16-32; and

a first timer that counts a period in which writing of the predetermined unit amount of the data into the memory by the memory write unit is discontinued and that outputs a timeout signal to the first memory readout control means when a value of the

Art Unit: 2186

period count reaches a predetermined timer period, the memory readout control means generating the interrupt signal with respect to the second memory write and readout unit even when the first memory readout control means receives the timeout signal output from the timer, in col. 11, lines 39-67.

11. Claim 9 is rejected using similar reasoning as claim 6.

12. Claims 12-13 are rejected using similar reasoning as claims 8 and 9.

13. Claims 16-17 are rejected using similar reasoning as claims 1 and 8.

14. With respect to claim 18, Liu teaches a memory interface device according to claim 1; wherein the memory readout control means temporarily stops the signal generation by the signal generation means when the stored data amount in the memory reaches the predetermined readout start storage amount, in col. 11, lines 48-56.

15. Claims 19 is rejected using similar reasoning as claim 18.

16. With respect to claim 20, Liu teaches a memory interface device according to claim 8; further comprising a second timer that counts a period in which the write of the data from the second memory write and readout unit into the memory is discontinued when a value of the period count reaches a predetermined timer period, the second timer outputting a timeout signal to the second completion signal generation means; and wherein the second completion signal generation means generates a completion notice signal with respect to the first memory write and readout unit upon receipt of the timeout signal, in col. 11, lines 39-67.

17. Claim 21 is rejected using similar reasoning as claim 20.



Art Unit: 2186

18. With respect to claim 22, Liu teaches a memory interface method according to claim 12; further comprising: a step of counting a period in which the write of the data from the second memory write and readout unit into the memory is discontinued; a step of outputting a timeout signal when a value of the period count reaches the predetermined timer period; and a step of outputting a completion signal to the first memory write and readout unit in response to the timeout signal, in col. 11, lines 39-67.

19. Claim 23 is rejected using similar reasoning as claim 22.

### ***Response to Arguments***

20. Applicant's arguments filed 7/15/09 have been fully considered but they are not persuasive. Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Applicant amended the claims, but the amendments are taught by Liu as discussed above.

### ***Conclusion***

21. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2186

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to RYAN DARE whose telephone number is (571)272-4069. The examiner can normally be reached on Mon-Fri 9:30-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571)272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Ryan Dare/  
November 19, 2009

/Matt Kim/  
Supervisory Patent Examiner, Art Unit 2186